

August 1977

Jsing the Intellines

Contents

Using	the	Intel	8085
9	Seria	1 1/0	Lines

INTRODUCTION	1
MCS Family Members	
CRT INTERFACE	3
Hardware Interface	3
OUTPUT ROUTINE	5
INPUT ROUTINE	
TIMING ANALYSIS	6
BAUD RATE IDENTIFICATION ROUTINE	7
CASSETTE RECORDER INTERFACE	8
Hardware Design	8
Software	
OUTPUT ROUTINE	
INPUT ROUTINE.	
ADDITIONAL COMMENTS	12
APPENDIX	13

INTRODUCTION

This application note is intended to acquaint the reader with the Intel® MCS-85 family, and to explain how to use one of its key features, a direct serial data link between the CPU and the outside world. Two design examples will be provided: a versatile method fur direct communications between the CPU and a CRT or other peripheral at any rate from 110 to 9600 baud. and a magnetic tape interface system which allows programs and data tu be stored or loaded using a cheap audio cassette recorder. Both examples use software routines to replace extensive external hardware and to provide additional flexibility.

MCS Family Members

The MCS-85 family consists of the new 8085 N-channel, 8-bit microprocessor (Figure 1) and a variety of parts which provide memory. input/output, timing, and peripheral control capability.




Figure 1. 8085 Pinout Diagram

In many respects the 8085 can be thought of as simply a hardware refinement of the extremely popular Intel® 8080 processor, which was introduced in 1973. It is 100% software-compatible with its predecessor. In addition to being 50% faster, many of the external timing and control functions needed by the 8080A have been integrated into the 8085 (such as the 8224 Clock

Generator and the 8228 System Controller), thus reducing the system part count. Additional features include four additional maskable and non-maskable interrupt pins, increased drive capability, and two new input and output lines. These pins, called SlD and SOD, provide a serial I/O data link with the CPU. The 8085 uses a standard 40-pin DIP package.

All members of the MCS-85 family require a single 5-volt power supply, greatly reducing system overhead. Several components combine a number of system functions (e.g., ROM and I/O), allowing a complete, useful microcomputer system to be assembled with as few as three integrated circuits, as shown in Figure 2. For example, the 8155 and 8156 RAM/IO/TIMER chips each contain 256 8-bit bytes of program or data storage, three programmable I/O ports, and a 14-bit timer/counter.

Since the internal architecture and instruction set of the 8085 is an extension of that of the 8080, all software written for the 8080 - including compilers, assemblers, and individual applications programs - will run without modification on the new processor. In fact, the complete upward compatibility of the MCS-85 system means that applications designed around the 8080 can be converted to using the 8085 at minimal cost, requiring little hardware redesign or program modification. An engineer already familiar with the 8080 will not need to learn a new architecture or mnemonics. Companies now using Intel's extensive line of design, development, and debugging tools can augment their systems with a series of 8085 support products (such as the SDK-85, ICE-85, and SBC boards) which are compatible with their present mainframe and peripherals.

Additional 8085 Instructions

The additional hardware features of the 8085 (handling multiple-level maskable interrupts and serial I/O) are supported with two new instructions. RIM (machine code 20H) is used to read the current status of the three interrupt masks into the accumulator. Additional bits are set to show what interrupts (if any) are pending, and the logical state of the SID input pin (pin 5). The complement of RIM is SIM (machine code 30H), which has a dual function depending on the current accumulator contents. If bits 3 or 4 of the accumulator are a logical one, SIM can be used to change the three

interrupt masks; if bit 6=1, SIM can set the SOD output (pin 4). The two functions of the SIM instruction operate independently. (If, at this point, the acronyms RIM, SIM, SID, and SOD are starting to blur in your mind, try to remember their roots instead: Read Interrupt Mask, Set Interrupt Mask, Serial Input Data, and Serial Output Data. Don't worry; of the other four ordered permutations of R&S, I&O, and M&D, only ROM is used elsewhere in this note, and then only in its tratlitional sense.)




Figure 2. 8085 Minimum System

A detailed explanation of the accumulator contents after and before RIM and SIM is given in Figure 3. The I/O pins both function with respect to positive logic: a "1" in the accumulator corresponds to a high voltage level, "0" to a level near ground. The SID and SOD lines are electrically compatible with normal TTL logic levels. (For full electrical specifications, the reader should consult the MCS-85 User's Manual.) If A₆ is "0" prior to executing SIM, SOD will remain unchanged, regardless of the state of A7. After a Reset, SOD will be low. It should be noted that RIM does not affect the Sign Flag; in order to make a conditional jump based on the Serial Input Data state, a three instruction sequence should be used, such as shown in Examples 1 and 2. When serial data is to be assembled into a parallel word, a sequence such as in Example 3 can be used, which shifts the contents of register pair HL one bit to the left and appends the input data bit.




Figure 3. Effect of RIM and SIM Instructions

This note does not concern itself with the interrupt mask manipulation also made possible with RIM and SIM; for a full understanding of the interrupt capabilities of the 8085, see the User's Manual. To use SIM for altering the SOD state without fear of interfering with the interrupt mask status, one need only make sure that bits 3 and 4 of the accumulator are set to zero first.

```
EXAMPLE 1:
VXX
PIM
                 : READ SID LEVEL
088
        ü
                  SET SIGN FLAG IF A7=1
JN
        LARFI
                 STUMP IF SID HAS HIGH.
Ancora
1 (1 ()
                 A ELSE CONTINUE
EXAMPLE ?
VVV
P!M
                 : PEAD 515
POL
                 : MOVE A7 INTO CY
CNC
         SERVICE : CALL SERVICE ROUTINE
                 :A IF SID WAS LOW.
                 31 THEN CONTINUE.
YYX
EXAMPLE 3
XXX
RIM
                  PEAD SID DATA BIT
RAL
                 : MOVE DATA INTO CY
MOV
         R.L
PAL
                 ; POTATE DATA INTO L
MOV
         1.5
MOV
         Ĥ.H
RAL
                  : ROTATE OVERFLOW
MOV
         H. R
                  A DIMI /
XXX
                  CONTINUE
```

On the following pages, examples are given showing two possible uses of the SID and SOD lines. The main purpose of these examples is not to give the reader a design after which he could model his own system — though. of course, this might be the case — but rather to illustrate the hardware and software interfaces and techniques necessary to implement a typical working subsystem.

CRT INTERFACE

Most microprocessor systems require some sort of serial communications. This may be selected for reasons of economy (to reduce the number of interconnections required in a distributed system), or it may be necessary in order to communicate with such common peripherals as CRT's or teletypewriters.

These peripherals all use a standard convention for transmitting serial ASCII code. Each data byte is transmitted as a series of 10 or 11 bits. The uniform time per bit corresponds to the data transmission rate. For example, if the transmission rate is to be 2400 baud (2400 bits per second), each bit time must be 1/2400 bps = $416.7 \mu sec/bit$. The standard 10-bit sequence consists of a logically

zero "Start" bit, 8 data bits (least significant bit first), and one or more stop bits (logic 1). An 11-bit sequence with two stop bits is used for 110 baud TTY's. The logic one level continues until the start bit of the next byte to ensure that each 10-bit sequence is initiated with a one-to-zero transition. The 8 bits transferred might be raw binary data or alphanumeric characters using the standard ASCII code. In this case, the most significant bit — the last data bit transmitted — will depend on the parity convention being used. This sequence is illustrated for the ASCII "space" character in Figure 4.




Figure 4. ASCII Space Character

The algorithm for receiving serial code involves sampling the incoming data at the middle of each bit time. The eight sampled values are shifted into a serial byte corresponding to the data originally transmitted. The one-to-zero transition at the beginning of each byte makes it possible to synchronize the sampling points relative to the start of each data sequence.

Hardware Interface

In general, any serial communications system will require both hardware and software interfaces. Since the SOD line can drive only one TTL load, additional current and voltage buffering is required to be compatible with the RS-232C interface standard used by most peripherals. A schematic for achieving this buffering is shown in Figure 5. 'The MC1488 and MC1489 circuits interface positive logic TTL signals with the KS-232 high voltage inverted logic levels.

Software Package

The software needed to drive the CRT interface is divided into three parts. All three use software timing and delay loops, with fixed and variable parameters. In conjunction, they are able to identify incoming signals at any rate from below 110 to over 9600 baud and respond at the same rate.




Figure 5. RS-232C Interface Schematic

Upon power-up or reset, or when the console device baud rate is changed, the baud rate identification subroutine (BRID) is called. This routine waits until an ASCII space character (20H) is received from the console. (Any other character will result in a case of mistaken identification.) When a space character is received, two time parameters are computed which correspond to the bit time and one-half the bit time of the baud rate being used. These are stored as variables BITTIME and HALFBIT. To output a character to the console, the character code is placed in register C, and the subroutine COUT is called. This routine uses BITTIME as a parameter for the software delay loop which determines the baud rate. To accept a character from the keyboard, CIN is called. CIN returns after the next key is typed, with the corresponding character code in register C. CIN uses both parameters BITTIME and HALFBIT.

Since COUT and CIN use time parameters computed by BRID, they will function at a rate the same as that of the initial space character input. Because of the nature of the software, the rate does not depend on the CPU clock frequency. This

results in additional flexibility in the following respects:

- 1. The software does not need to be modified if the 8085 crystal frequency is changed or Wait states are added.
- 2. Since the time base is no longer critical, the quartz crystal could be replaced by a less expensive RC network, provided the frequency does not drift by more than a few percent during a session. Additional drift can be accommodated by periodically recalling the BRID routine.
- 3. Communication is possible at non-standard baud rates which relaxes the constraints on system peripherals.

It should be noted, though, that slowing down the CPU clock will decrease its throughput proportionately. In addition, it will degrade the maximum resolution of the delay loops, with the result that the highest baud rates may no longer be achievable.

A more detailed analysis of the CRT interface routines will be presented in the order of increasing complexity: COUT, CIN, and BRID. Since SID and SOD are ideal for many applications which involve critical I/O timing, the timing techniques used here may be of interest to software designers. Accordingly, the mathematical derivation of the timing parameters is included in this analysis, as well as a justification for the BRID algorithm. The algebra involved might be a bit too tedious for designers unconcerned with generating software delays. If so, they (and other bored readers) have the freedom of choice to skip over the sections they find objectionable.

OUTPUT ROUTINE

It would seem natural to write data in the standard format in three stages: output a zero start bit, then the 8 data bits (using a loop sequence), then the stop bits. Each stage would incorporate its own appropriate delay and output sections, leading to unnecessary duplication. Instead, the code below executes the same main loop 11 times. Its bit manipulation routine inherently results in the correct data sequence being formed. It accomplishes this by using the carry and C register as a 9-bit pseudo-circular shift register. Initially CY=0. The algorithm outputs CY, waits one bit time, sets CY=1, and then rotates the pseudo-register right one bit. This repeats for 11 cycles. On the tenth and all subsequent loops, the output bit will be a logical one, since that bit had been set nine loops earlier while in the CY (see Figure 6).

When COUT is called the registers to be used must be preserved and interrupts disabled so the timing loop will not be disrupted. Clear the CY in preparation for outputting the start bit, and set the loop counter for 11 bits (if 110 baud will never be used, the counter could be set to 10):

Output of the contents of the CY:

The numbers in brackets indicate how many macine cycles are required for each instruction. They will be referred to in the timing analysis section.




Figure 6. Data Serialization Algorithm

Get stuck in a loop for the appropriate time (don't worry for now how "BITTIME" is determined):

	LHLD	BITTIME	<16>
002	DCR	L	(0)
	JNZ	002	$\langle \mathfrak{h} \rangle$
	DCR	Н	$\langle \mathfrak{h} \rangle$
	JNZ	692	(0)

Rotate the contents of register C right into the CY, while moving a one into the left end. Continue until all bits have been transmitted:

STC		(4)
MOY	A. C	(4)
PAR		<40
MOY	C. A	(4)
DOR	8	(4)
JMZ	001	(10)

Restore processor status and return

POP	Н
POP	6
EI	
PFT	

INPUT ROUTINE

The console input routine uses the opposite procedure; instead of moving a bit from register C to the CY, then to A_7 , then to SOD, CIN loads a bit from SID into A_7 , then moves it to CY, then into register C.

First, set up the CPU as before:

When a start bit transition arrives, the first sampling should not be taken until the middle of the first data bit, one and one-half bit times after the transition. Await the start bit transition, then set up the delay parameter for one-half bit time:

CI1:	RIM		<4>>
	ORA	A	(4)
	JM	CH	⟨₹⟩
	LHLD	HALFRIT	(16)

Loop for one-half bit time before starting to sample data:

Wait until the middle of the next bit before sampling SID, then move the data bit into CY:

013:	LHLD	BITTIME	(16)
014:	DOR	L	(0)
	JNZ	CI4	(0)
	DOR	Н	(D)
	JNZ	014	(D)
	RIM		⟨4⟩
	990		⟨4⟩

Decrement the bit counter. If this is the ninth cycle, the 8 data bits are in register C, so quit (the first stop bit will already have been received, and be in CY):

Otherwise, continue. Rotate the data bit right into register C, and repeat the cycle:

MOY	A. C	(4)
RAR		⟨4⟩
MOY	C/ R	⟨4⟩
NOP		(4)
JMP	013	⟨10⟩

(A NOP is needed to make the COUT and CIN loops exactly equal in number of machine cycles, so that each can use the same delay parameter.) Restore status and return.

TIMING ANALYSIS

COUT and CIN now need to be provided with parameters for BITTIME and HALFBIT. It can be seen from the above code that each routine uses 61 + D machine cycles per input or output bit, where D is the number of cycles spent in either four line delay segment. If $\langle H \rangle$ and $\langle L \rangle$ are the contents of the H and L registers going into this section of code, then:

$$D = 22 + (\langle L \rangle - 1) \times 14 + (\langle H \rangle - 1) \times$$

$$[(255 \times 14) + 25]$$
 (1)

If
$$\langle H \rangle \equiv \langle H \rangle - 1$$
, $\langle L \rangle' \equiv \langle L \rangle - 1$, and $\langle HL \rangle' \equiv 256 \langle H \rangle' + \langle L \rangle'$ (2)

then

$$D = 22 + 14 \langle L \rangle' + 3595 \langle H \rangle'$$
 (3)

This can be approximated by:

$$D = 22 + 14 \langle HL \rangle' \tag{4}$$

This approximation is exact for $\langle H \rangle = 0$; otherwise. it is accurate to within 0.3%. Thus each loop of COUT or CIN uses a total of:

$$C = 61 + D = 83 + 14 \langle HL \rangle'$$
 machine cycles (5)

Each machine cycle uses two crystal cycles in the 8085, so the resulting data rate is:

$$B = \frac{\text{cycle frequency}}{C}$$

$$= \frac{(\text{crystal frequency}) \div 2}{83 + 14 \langle \text{HL} \rangle'}$$
(6)

For a typical calculation, see Example 4.

EXAMPLE 4

To produce '2400 baud with the standard 6.144 MHz crystal:

$$2400 = \frac{(6.144 \times 10^{6}) \div 2}{83 + 14 \langle HL \rangle'}$$

$$14 \langle HL \rangle' = \left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83$$

$$\langle HL \rangle' = \left[\left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83\right]$$

$$\div 14 = 85.5 \cong 86$$

$$\langle HL \rangle' = 86_{10} = 0056H$$

$$\langle HL \rangle$$
 = 0157H = BITTIME

To determine the true data rate this parameter will produce, substitute into equation (6):

Date Rate =
$$\frac{6.144 \times 10^6 \div 2}{83 + 14(86)}$$

= 2387 baud, which is 0.54% slow.

For 9600 baud, the same calculations will yield $\langle HL \rangle$ = 17, which is actually 0.3% slow; a sizzling 19200 baud or 38400 baud could each be generated to within 5% if $\langle HL \rangle$ = 6 or 0! Table 1 presents the parameters for several standard baud rates.

Notice that the resolution of the delay algorithm the difference between bit times resulting from parameters which differ by one - is 14 machine cycles. As a result, the true bit delay produced can always manage to be within ± 2.3 psec of the delay

desired. This guarantees that at rates up to 9600 baud, where each bit time is at least 104 psec wide, some value of BITTIME can be found which will be accurate to within 2.2%.

BAUD RATE IDENTIFICATION ROUTINE

The function of BRID is to compute the appropriate parameters BITTIME and HALFBIT. It accomplishes this by observing the data pattern received when the space bar is pressed on the console device. Since a space character has the ASCII code 20H = 00100000B, the pattern represented back in Figure 4 is transmitted. Notice that the initial zero level is 6 bits wide. Suppose it could be determined that this corresponds to M machine cycles. Then one bit would correspond to (M÷6) machine cycles. The reason for dividing down a space several bits long is so that any distortion caused by the signal rise and fall times, or any lack of precision in detecting the two transitions, will be reduced by a factor of six. Since the bit period of COUT and CIN is 83 + 14 (HL), BRID must generate a value (HL) such that:

$$M \div 6 = 83 + 14 \langle HL \rangle' \tag{7}$$

$$\langle HL \rangle' = \frac{(M \div 6) - 83}{14}$$
 (8)

$$\langle HL \rangle' = \frac{M}{84} - 6$$
 (approximately) (9)

This value can be determined by setting register pair HL to -6, then incrementing it once every 84 machine cycles during the period that the incom-

Table 1 DELAY PARAMETERS FOR STANDARD BAND RATES USING 6.144 ${
m MHz}$ CRYSTAL

TARGET BAUD RATE	〈HL〉 ₁₀ (See Text)	⟨HL⟩ ₁₆ (See Text)	⟨HL⟩ or BITTIME (See Text)	HALFBIT	ACTUAL BAUD RATE PRODUCED	% ERROR
110	1989	07C5	08C6	04E3	109.99	-0.006
150	1457	05B1	06B2	03D9	149.99	-0.005
300	726	02D6	03D7	026C	299.80	-0.068
600	360	0168	0269	01A5	599.65	-0.059
1200	177	00B1	01B2	0159	1199.5	-0.039
2400	86	0056	0157	012C	2386.9	-0.547
4800	40	0028	0129	0115	4777.6	-0.469
9600	17	0011	0112	l ₀₁₀₉	9570.1	-0.312
19200	6	0006	0107	0104	18395.2	-4.37

ing signal is zero. BITTIME is then obtained by individually incrementing registers H and L. To obtain HALFBIT, divide the value of (HL) determined above by two before incrementing each register.

In order to implement this algorithm, set HL to -6, verify that the incoming signal is a logic one, then wait for the start bit transition.

BRID:	MVI	A. 000H
	SIM	
	LXI	H6H
BRI1:	RIM	
	ORA	Ĥ
	P	BRI1
BPI2	RIM	
	ORA	Ĥ
	JM	BRI2

Increment register pair HL, then delay so that each cycle will require 84 machine cycles:

BB13	IHX	H	(6)
	MAI	E. 94H	⟨₹⟩
BRI4:	DOR	Е	(53)
	JNZ	BRI4	1//3

Check if SID is still low. If so, repeat:

RIM		⟨4⟩
ORA	Ĥ	⟨4⟩
JP.	BRIR.	(19)

Otherwise continue. Store HL temporarily for the HALFBIT calculation. Obtain and store BITTIME:

PUSH H
INR H
INR L
SHLD BITTIME

Restore HL, calculate HALFBIT, and return

POP Н ORA. R VOM H. H PAR MOV H, A MOV A.I RAR MOV L. A IHP Η INF L SHLD HALFEIT PET

The assembled listings for these subroutines, along with a simple test program, is presented in the Appendix.

CASSETTE RECORDER INTERFACE

There are many situations where data has to be transmitted through a non-ideal medium. To give three typical examples, a system with electrically isolated elements might require that signals be AC coupled, communications through an audio network (such as telephone or radio) are greatly bandwidth limited, and some applications (such as a distributed network in an industrial environment) must tolerate random electrical noise. Attempting to record data on a cheap cassette recorder (the one used for this note cost \$17.00) will reveal all of these shortcomings, plus one: The tape speed fluctuates significantly and varies as the batteries run down, hence the data rate is inconsistent.

The recording scheme used here makes very few demands on the transmission medium. It makes no attempt to transmit DC voltage levels. Instead, data is transmitted by a series of variable length tone bursts. The dominant frequency of the tone used can be selected to be within the passband of the particular medium. Data is transmitted with each bit composed of a tone burst followed by a pause. The first third of a bit period is always a tone burst, the middle third is either a tone burst continuous with the first or a pause corresponding to, respectively, a one or zero, and the final third is always a pause, as shown in Figure 7. Thus, data is distinguished by the burst/pause ratio.

Hardware Design

These tone bursts are obtained from the 8085 SOD line, using analog signal conditioning to eliminate the DC component of the waveform. (This low frequency component is due to the single-ended nature of the SOD line: it's deviations from ground are all positive, which unbalances the capacitive input stage of the recorder.) A suggested interface circuit is shown in Figure 8, using one LM324 quad op amp and a few standard value discrete components which should be available in even a digital design laboratory. On playback, analog circuitry is again used to detect the presence of a tone burst. In Figure 8, A2 buffers the incoming signal, and A3 inverts it. The peaks of these two signals are transmitted through D1 or D2 and are filtered by an RC network. Comparator A4 then squares up the output and produces the logic signal read

by the SID pin. Since the op amps are powered by the single 5-volt supply, a 2.0-volt reference level is obtained from a resistive voltage divider. The waveforms present at several points in the circuit are shown in Figure 9.

Software

The algorithm for reading a data bit off the tape is simple and straightforward: If the tone burst is longer than the pause, the bit is a one. Otherwise, it is a zero. Since only the time ratio is considered, any variation in tape speed will not affect the data determination.

VOLUME CONTROL

A question that arises with any audio cassette interface is how to set the volume control. (Recording level is usually determined internally.) When the playback level is correct, the logic signal output from A4 will have either a one-third or two-thirds duty cycle. This can be readily observed with an oscilloscope. In the field, an old-fashioned mechanical-type voltmeter could be connected to the A4 output, and the volume adjusted until the meter needle hovered somewhere between 1/3 and 2/3 the high level output voltage. With random data, the reading would be about 2 volts. There will be a fairly wide range of acceptable volume settings. (Since the quivering meter needle is being used here for inertial signal averaging, a digital voltmeter would not he very helpful in this application.)




Figure 7. Tape Interface Data Recording Scheme




Figure 8. One Chip Magnetic Tape Interface Schematic




Figure 9. Analog Signal Waveforms

After the CRT software analysis, the tape routines are almost trivial. TAPEO is a subroutine for outputting the contents of register C to a cassette recorder. TAPETN reads 8 bits into register C.

OUTPUT ROUTINE

TAPEO calls a subroutine named BURST three times for each bit. If A₆ (the SOD enable bit) is set when BURST is called, a square-wave tone burst will be transmitted. If A₆ is not set, BURST simply delays for exactly the same amount of time before returning. The three calls are used to, respectively, output the initial burst, output the data burst/space, and create the space at the end of each bit. Nine bits will be output: the eight data bits (LSB first) followed by a zero bit. The start of the initial burst of the trailing zero is needed to mark the end of the final space of the preceding data bit.

Start each bit by outputting a tone burst:

TAPEO: MVI 8,9
TO1: MVI 8,000H
CALL SURST

Rotate register C through CY

MOV A.C RAR MOV C.A

Move CY to the SOD enable bit position, A_6 . Simultaneously set A_7 to one, and clear all other bits. Output a tone burst or space, depending on the previous contents of CY:

MVI A. 01H RAR RAR CALL BURST

Clear the accumulator, and output a space:

XRA A CALL BURST

Keep cycling until the full 9-bit sequence is finished:

DCR B JNZ T01 RET

The BURST subroutine executes the SIM instruction CYCNO times, at intervals of 29 + 14 (HALFCYC) machine cycles. In between each SIM, bit A7 is complemented. CYCNO should be an even number. If A6 is set upon calling BURST a square-wave will be created. Otherwise, the same code sequence is followed but SOD does not change – thus a space results.

BURST:	MVI	D) CYCNO	<7>
BU1	SIM		<4>>
	MVI	E, HALFOYO	⟨₹⟩
BH2.	DOR	Ε	⟨4⟩
	INZ	BU2	<7/10>
	ΧRi	80H	(7)
	DOR	D	⟨4⟩
	JNZ	BU1	<7/10>
	PET		(18)

INPUT ROUTINE

TAPEIN uses a subroutine called BITIN to move the data at the SID pin into the CY. The maximum rate at which STD is read is limited by a delay loop in BITIN.

Initialize the bit counter and the register D, which will keep track of the tone burst time. If a tone

burst is being received when TAPEIN is called, wait until the burst is over:

TAPEIN:	MVI	B, 8
	MVI	0. 00 H
TI1	CALL	BITIN
	\mathcal{H}	TJ1
	CALL	BITIN
	JC	711

(Throughout this subroutine, a level transition is recognized only after it has been read once initially and then verified on the next reading. This provides some degree of software noise immunity.) Now await the start of the next burst:

The next burst has now arrived. Keep reading the SID pin, decrementing register D (thus making it more negative), each cycle until the pause is detected:

Now continue reading the SID pin, incrementing the D register (back towards zero), each cycle until the next burst is received:

Now, if the burst lasted longer than the space, D was not incremented all the way back to zero; it is still negative. If the space was longer, D was incremented up through zero; it is now positive. In other words, the sign bit of D will now correspond to the data bit that would lead to each of these results. Move the sign bit into the CY, then rotate it into register C:

Continue until the last bit has been received:

(Notice that the first half of this subroutine is incorporated in the second half. In fact, the assembled listing included in the Appendix makes use of this fact to eliminate 24 bytes of duplicated code.)

BITIN waits a short time in order to regulate the sampling rate, then reads SID and moves the data bit into the CY:

BITIN:	MMI	E, CKRATE	⟨₹⟩
BI1	DOR	Ε	(4)
	JNZ	BI1	<7/10\
	PIM		(4)
	RAL		₹4-
	FET		100

The tone burst frequency and duration, and the TAPEIN sampling rate are determined by HALFCYC, CYCNO, and CKRATE. Tables 2 and 3 give typical values.

Table 2

EXAMPLE COMBINATIONS OF HALFCYC AND CYCNO.

ALL VALUES IN DECIMAL

APPROXIMATE	CORRESPONDING	R	ESUL'	ATA RATE	
TONE FREQUENCY	HALFCYC VALUE	8	20 10	100 50	CYCNO CYC/BURST
500 Hz	217	42	17	3.3	bps
1 kHz	108	83	33	6.6	bps
2 kHz	53	166	66	13	bps
5 kHz	20	414	166	33	bps
10 kHz	9	826	330	66	bps

Table 3
MAXIMUM SAMPLING RATES
FOR VARIOUS VALUES OF
CKRATE

CKRATE VALUE	SAMPLING RATE (INCLUDING CALL & RET)
1	17.6 psec
20	104 psec
80	378 psec
250	1.14 msec

The Appendix also includes a simple block record routine utilizing TAPEO. Before calling BLKRCD, HL must be set to the start of the desired block, and the recorder turned on manually. Successive bytes will be recorded until the end of that page, i.e., until L is incremented to zero. The playback routine requires presetting HL to the target address and turning on the recorder before PLAYBK is called. These routines incorporate a long tone burst before each data block to allow a recorder with Automatic Gain Control to stabilize before the data starts.

ADDITIONAL COMMENTS

The two design examples given so far were built up using an SDK-85 System Design Kit. Both hardware interfaces were wire-wrapped on the ample breadboarding area provided on the board. The connections between SID and SOD and the onboard TTY interface were broken, so as not to affect the 8085 I/O electrical characteristics.

The CRT interface was tested with a Beehive Mini-Bee II Terminal in the full duplex mode at each of its 14 possible transmission rates. from 110 to 9600 baud. It was also checked out at 19200 baud using a Beehive B-100 terminal. In addition, the software was exercised using an SBC 80/20 system as a variable baud rate character generator and receiver.

An additional advantage to having software selectable communications rates is that it would be possible to communicate with several system periperals, each at its own preferred rate, without having to duplicate hardware. For example, the addition of a single 7408 AND gate and an output port (such as on the 8155) would make it possible to use the same two RS-232 circuits to interface with up to seven I/O devices (see Figure 10). Three of the MC1488 drivers have Enable inputs which can be controlled by the output port. One AND gate can be used to buffer the SOD line and drive the MC1488 Data inputs. The rest of the 7408 can be configured as a four input AND gate. This would act as an inverted logic OR gate to reduce the four MC1489 receiver outputs to a single line, which could be read by the SID. This assumes that only one input device (CRT, PTR) at a time will be used (which is usually the case in a non-time shared, interactive application), and that the unused devices are transmitting a logic one level (which should also be the case).




Figure 10. Interfacing 8085 to Multiple Peripherals

The software needed to support additional peripherals would be simple and straightforward. A routine intended to dump a section of memory to a paper tape punch, for example, would first have to store BITTIME and HALFBIT somewhere (perhaps on stack), load the variables with new parameters corresponding to the paper tape punch rate, and then write a bit pattern to the output port which would disable the console driver and enable the punch (and perhaps a typewriter). After the dump was over, the original time parameters and driver status would be restored.

As explained before, the BRID routine computed rate parameters based on the fact that an ASCII "space" character resulted in a zero level 6 bits long. Conceivably, some obscure peripherals might produce a transient between successive zero bits. (This might be the case, for example, if the signal was produced by mechanical rather than electronic means.) If so, the BRID algorithm used here probably would not work reliably. Once the two time parameters were identified, though, COUT and CIN could still be used. An alternate algorithm for baud rate identification would require a table in ROM (note the fifth and final R/S-I/O-M/D permutation). This table would contain a list of delay parameters corresponding to the standard transmis-

sion rates, as computed for the selected crystal frequency. Initialization would require the operator to hit a specific key several times (usually the "U" key, which generates a pattern of alternating ones and zeros). The identification routine would attempt to "read" this pattern at each baud rate, in turn, until finding the rate at which the read was successful.

The cassette recorder used to develop the tape interface was a Lloyd's push-button model which cost \$17 in 1973. Empirical testing has indicated that for this application, the quality of the cassette recorder is less critical than the quality of the tape itself. In other words, some 33¢ cassettes were not very reliable, even when used with more expensive recorders.

When using a cassette at the beginning of a side, allow the tape to run for about 10 seconds until the leader has passed before starting to write data. Otherwise, data will be lost to the leader.

Depending on the recorder quality, the tone burst frequency and duration can be optimized for higher data rates by modifying HALFCYC and CYCNO. If so, CKRATE should also be reduced, so that between about 10 and 80 data samplings are made during a single (one-third width) tone burst. At greatly increased frequencies, some of the

components in the analog interface might also be modified.

The two simple routines for recording and playing back blocks of data were intended to illustrate one way of using TAPEIN and TAPEO, and therefore do not contain any provisions for error detection or correction. Depending on the nature of a particular application, these routines could be augmented with parity bit or checksum comparison, or an error correcting code technique.

Funny things happen when recording and playing back a page of RAM which includes the subroutine stack. Eventually, PLAYBK will start writing over the data at the top of the stack, destroying the subroutine traceback sequence. The next KET instruction will then cause a jump to a place where you'd rather not be.

The printout reproduced in the Appendix includes the assembled listings for the CRT and magnetic tape interfaces discussed in this application note. The object code produced was programmed into an 8755 EPROM, which was installed in the expansion PROM socket of the SDK-85 board. Some very minor differences exist between this listing and the code segments presented earlier, which were written for maximum clarity.

APPENDIX

ISIS-II 8080/8085 ASSEMBLER, V1.0 MODULE

PAGE 1

LOC OBJ SEQ SOL

SOURCE STATEMENT

0 \$ MOD85 TITLE(18085 SERIAL I/O NOTE APPENDIX1)

ISIS-II	3080/8085 (ASSEMBLER,	¥1. Ø
8885 EE	PIAL I/O NO	TE APPENDI	Χ

MODULE

PAGE 2

LOC 08J	SEQ :	SOURCE ST	TATEPENT					
	1 2, 3; 4; 5: 5: 7: 8; 9; 18: 11	THE FOLLOWING PROGRAMS AND SUBROUTINES M E DESCRIBED IN DETAIL IN INTEL CORPERATION'S APPLICATION NOTE AP-29, "USING THE 8085 EERIAL I/O LINES". THE FIRST SECTION IS A GENERAL PURPOSE CRT INTERFACE WITH AUTOMATIC BAUG RATE IDENTIFICATION; THE SECOND SECTION IB A MAGNETIC TAPE INTERFACE FOR STORING DATA ON CASSETTE TAPEF. THE CODE PRESENTED HERE IS ORIGINED AT LOCATION 800H, AND NIGHT BE PART OF AH EXPANSION PROM IN AN INTEL SDK-85 SYSTEM DESIGN KIT.						
	12							
2008	13 BITTIME	E00	2008H	ADDRESS OF STORAGE FOR COMPUTED BIT DELAY				
20CA	14 HALFBIT	EQU	200AH	ACCIPESS OF STORAGE FOR HALF BIT DELAY				
999B	15 BITS0	EQU	11	DATA BITS PUT OUT (INCLUDING TWO STOP BITS,				
9009	16 BITSI 17	EQU	9	DATA PUTS TO BE RECIEVED (INCLUDING ONE STOP BIT)				
0800	18 19	ORG	809H	;STARTING ADDRESS OF SDK-85 EXPANSION PROM				
	20 ; CRTTST 21 ;			EST. WHEN CALLED. AWAITS THE SPACE BAR BEING PRESSED ON BLE. AND THEN RESPONDS WITH A DATA RATE VERIFICATION				
	22 :			AFTER: CHARACTERS TYPED ON THE KEYBOARD FIRE ECHOED				
	23 ,			TURE WHEN A EPEAK KEY IS TYPED, THE ROUTINE IS				
	24 ;	RE-STARTED, ALLOWING A DIFFERENT BAUD RATE TO BE SELECTED ON THE CRT.						
0800 310020	25 ORTIST:		SP, 2000					
0803 3EC0	26 CRT1:							
0805 30	25 UNII. 27	MYI SIM	חמטם גח	3500 HUST BE HIGH BETWEEN CHANACIENS				
			DDIE	IDENTIFY DOTA GATE LIGED BY TERMSHAR				
0806 CD1A08	28	CALL	BRIE	; IDENTIFY DRTA RATE USED BY TERMINAL				
0809 CD4708	29	CALL		JOUTPUT SIGNON MESSAGE AT RATE DETECTED				
989C CD8A98	30 ECH0:	CALL	CIN	FREAD NEXT KEYSTROKE INTO REGISTER C				
888F 79	31	MOA	A. C					
0810 B7	35	ORA	Α	CHECK IF CHARACTER WAS A (BREAK) (ASCI # 00H)				
0811 CA0308	<u> 22</u>	JZ	CRT1	SIF SO, RE-IDENTIFY DATA RATE				
2011 20/2000	34 35	eou i	COUT	THIS ALLOWS ANOTHER RATE TO BE SELECTED ON CRT				
0814 CD6903	35	CALL						
0817 C30C08	36 37	JMP	ECHO	CONTINUE INDEFINITELY (UNTIL BREAK)				
	38 ; BR∎D	pain pa	TE TRENT	IFICATION SUBROUTINE				
	30) BM ID			(RSCII 20H) TO BE RECIEVED FROM THE CONSOLE.				
	48 ;			HE INITIAL ZERO LEVEL (SIX BITS WIDE) IS MEASURED				
	4.1			ERMINE THE DATA FATE FOR FUTURE COMMUNICATIONS.				
081A 20			N 10 VE II	: YERIFY THAT THE "ONE" LEVEL HAS BEEN ESTABLISHED				
081B B7	42 BRID: 43	RIM ORA	A	:\ AS THE CRI IS POWERING UP				
				+ 7 NO THE CALL TO LOWERTHAN OF				
0810 F21A08	44	JP DIM	BRID	MONETOD C70 LINE CTATHO				
081F 20	45 BRI1:	RIM		;MONTTOR SID LINE STATUS				
0820 B7	46	ORA	P. SETA	LOOP INITE CTART RIT TO BESTELLES				
0821 FR1F08	47	JM LUT	BRI1	;LOOP UNTIL START BIT IS RECIEVED				
9824 21FAFF	48 42 pp. 22	LXI	H, -6	; BIAS COUNTER USED IN DETERMINING ZERO DURATION				
9827 1E94	43 BRI3:	MVI	E. 04H	ASS MOCHINE OVOLE DELAY LOOD				
0829 1D	50 BRI4:	DOR	E	:53 MACHINE CYCLE DELAY LOOP				
082A C22908	51 53	JNZ	BRI4	IMODEIANT SOUNTED EVERY SA GROUPS AND E STR 10 150				
9820 23	52 50	INX	Н	;INCREKNT COUNTER EVERY 84 CYCLES MHILE SID IS LOW				
082E 20	53	RIM						

				<u> </u>	MODULE	PAGE 3
	EFIAL I/O NO			- 	TOTOMONT	
L00	OBA	SEQ	=	OURLE E	TATEMENT	
082F	87	54		ORA	Α	
	F22708	55		JP	BR13	
		56				: (HL) NOW CORRESPONDS TO INCOMING DATA RATE
9833	E5	57		PUSH		SAVE COUNT FOR HALFBIT TIME COMPUTATION
0834	24	58		INR	.H	:PITTIK #S DETERMINED BY INCREMENTING
08 35	20	59		INR	L	AN HIAND E INDIVIDUALLY
	220820	60		SHLD	BITTIME	
98 39		61		POP		RESTORE COUNT FOR HALFELT DETERMENATION
083A		62		OPA .		CLEAR CHRY
9838		6 <u>3</u>		I?@		ROTATE RIGHT EXTENDED (HL)
98 30 98 30		64 ~=		RAR		AV TO DIVIDE COUNT BY 2
083E		65 66		MOV Mov	H. A A. L	
983F		67		EAR	/1. L-	
9349 9349		68 68		MOV	La	
9841		69		INP		; PUT H AND L IN PROPER FORMAT FOR DELRY
9842		70		INR		:\ SEGMENTS (INCREMENT EACH)
	22CA20	71		SHLD		SAVE AS HALF-BIT TIME DELAY PARAMETER
0846	09	72		FET		
		73				
		74	:SIGNON	WRITES	A SIGN-ON	N MESSAGE TO THE ORT AT WHAT SHOULD BE THE CORRECT RATE.
		75	1	IF THE	MESSAGE I	S UNINTELLIGIBLE WELL, 50 IT GOES.
0847	215508		SIGNON:	LXI	H, STRNG	; LOAD START OF SIGN-ON MESSAGE
084A	4E	7- -'-	1	MOA	C/M	GET NEXT CHARACTER
984B		8)		XRA		CLEAR ACCUMULATOR
0840		79		CRA	=	; CHEM IF CHAEACTER IS END OF STRING
0840		80		RZ		; RETURN F SIGN-ON COMPLETE
	CD6908	81		CALL		JELSE OUTPUT CHARACTER TO CRT
0851		82 87		INX	H	; INDEX POINTER
6225	C34 A08	8 <u>7</u> .		THE	51	; ECHO NEXT CHARACTER
085 5	an	84 ⊙=	STRNG:	r/D	ลกน ลอน	± (OR) (LF)
9856 9856		0.0	D18000.	UD	חחס יחקס	- NORDALE V
	42415544	86		DB	4BAHD RI	ATE_CHECK/
	20524154				D1146 10	
	45204348					
0863	45434B					
0365	9 0	87		DB	00H, 0AH	; KORDKLFD
9867	0A					
0868	90	88		DB	00H	SEND-OF-STRING ESCAPE CODE
		89	0.007	001100:		
			; COUT			SUBROUTINE
90.00	F3	91 92			THE CONT	ENTS OF THE C REGISTER TO THE CRT DISPLAY SCREEN
0869 086A	=		COUT:	DI Ducu	Б	
686B 89 <i>0</i> 2		93 94		PUSH PUSH	₽ H	
	9698	29 25		rusn MVI		SET NUMBER OF BITS TO BE TRANSMITTED
086E		96		1114	0.01100	CLEAR CARRY
	3E80		001:	MVI	A. SØH	SET WHAT WILL BECOME SOD ENABLE BIT
0 871		98		RAE		; MOVE CAREY INTO SOD DATA BIT OF ACC
0872		99		SIM		OUTPUT DATA EIT TO 500
	2AC820	100		LHLD	EITTIME	
0 876	20	101	002:	DOR	L	; WAIT UNTIL APPROPRIATE TIRE HAS PASSED

ISIS-I∎ 8080/8085		10	MODULE	PAGE 4
8985 SEPIRL I/O N	OTE APPENDIX			
LOC 08J	SE?	SOURCE	STATEMENT	
0877 0276 0 8	102	JNZ	002	
087A 25	103	DOR	H	
0978 C27608	103			
087E 37		JNZ	002	CET UNIOT WILL FUSINTING LIT DECOME A STOR DIT
	105	STO	0.0	SET WHAT WILL EVENTUALLY BECOME A STOP BIT
087F 79	106	MOV	A, C	ROTATE CHARACTER RIGHT ONE BIT,
0880 1F	107	FAR		JN MOYING NEXT DATA BIT INTO CARRY
0881 4F	108	MOA	\mathbb{C}_2R	
9882 <i>9</i> 5	199	DCR	₽:	CHECK LE CHARACTER (AND STOP BIT(S)) DONE
0883 C26F08	119	JNZ	001	FIF NOT, OUTPUT CURRENT CARRY
0886 E1	111	ΡŨÞ	Н	; restore status and return
0887 C1	112	POP	₽	
8888 FB	113	ΕI		
8889 C9	114	PET		
	115			
	116 ; CIN	COMEON	THEFIT CH	BROUTINE WAITS FOR A KEYSTROKE AND
0000 ET	117 ;		o mital c	BITS IN REG C
088A F3	118	DI.	ш	
0888 E5	119	PUSH	H	SOTO BATO TO DE DECE ALCOT PETUDNES IN OUR
088 C 06 09	120	1	8/81121	; DATA BITS TO BE READ (LAST RETURNED IN CY)
088E 20	121 CI1:	PIP1		WAIT FOR SYNC BIT TRANSITION
088F B7	122	ORA	Α	
0890 FA8E08	1£3	JM	CH1	
0 893 2ACA20	124	LHLD	HALFBIT	
089 5 20	125 CI2:	DCR	L	HAIT UNTIL MIDDLE OF START BIT
0897 029608	126		612	
089A 25	127	DOR	Н	
0898 029608	128	JNZ	012	
089E 2AC820	123 CI3	LHLD		: WAIT OUT BIT TIME
08A1 2D	139 CI4:	DCR	L	7777
08A2 C2A108	134	JNZ	014	
0885 25	131 473 134			
0886 C28108	133	DOR JNZ	H CI4	
08A9 20	134	RIM	614	CHECK SID LINE LEVEL
	-			
08AA 17	135	RAL	Б	CONTRIBIT IN CY
08A8 05	136	DOR	B CIS	DETERMINE IF THIS IS FIRST STOP PIT IF SO, JUMP OUT OF LOOP
08AC CAB608	137	JZ Mou		
08AF 79	138	MOV	A, C	JELSE ROTATE INTO PARTIAL CHARACTER IN C
0880 1F	#구리	RAR		JACC HOLDS UPDATED CHARACTER
0881 4F	140	MOY	C/R	
08B2 00	141	MOP		; EQUALIZES COUT AND CIN LOOP TIMES
88B 3 C3 9E8 8	142	JMP	CI3	
0896 E1	143 015:	POP	Н	
0887 FB	144	ΕI		
0888 C9	145	RET		CHARACTER COMPLETE
	146			
		*****	****	**************************************
	148			
	149 ;	THE FO	elouing o	ODE IS USED BY THE CASSETTE INTERFACE.
	150 :			EO AND TAPEIN ARE USED RESPECTIVELY
	150			CEIVE AN EIGHT BIT BYTE OF DATA. REGISTER C
	151) 152,			CEIVE AN EIGHT BIT BYTE OF DATA. REGISTER C IN EITHER CASE. REGISTERS AVB. &C ARE R L DESTROYED.
9919			□⊏ ν _{Б1} а 16	:TWICE THE NUMBER OF CYCLES PER TONE BURST
0010 0015	153 CYCNO 454 MOLECU			DETERMINES TONE PREQUENCY
9 0 1E	154 HALFCY	U EMU	30	FULTEROTHED TONE TREADERUT

SIS-I∎ 8089/808 085 EE,RIAL I	5 ASSEMBLER, V1. NOTE APPENDIX	0	MODULE	PAGE 5
LOC OBJ	EEQ	EQURCE	STATEMENT	
0016 00FA 00FA	155 CKRATE 156 LEADER 157 LDRCHK	EQU	250	:SETS SAMPLE PATE :NUMBER OF SUCCESIVE TONE BURSTS COMPRISING LEADER :USED IN PLAYBE TO VERIFY PPESENCE OF LEADER
	158 159 : BLKRCD 160 ; 161 ; 162 ;		THE NORM AND AGO	A VERY LONG TONE BURST (<leader) (h),="" (l).<="" allow="" at="" burst="" by="" byte="" duration)="" electronics="" ial="" of="" outputs="" page="" pointed="" recorder="" remainder="" stabilize,="" starting="" td="" the="" then="" times="" to=""></leader)>
0889 OEFR 0888 3EC0	163 BLKRCD:	MVI MVI	C, LEADER	SET UP LEADER BURST LENGTH SET ACCUMULATOR TO RESULT IN TONE BURST
98BD CDF998 08C0 0D	165 BR1: 166	CALL DCR		; OUTPUT TONE
0901 C28008 0804 AF 0805 CDF008	167 168 169	JNZ XRA CALL	BR1 A BURST	SUSTAIN LEADER TONE CLEAR ACCUMULATOR & OUTPUT SPACE, SO THAT SYSTART OF FIRST DATA BYTE CAN BE GETECTED
9808 4E 9809 CDD108 9800 20	170 BR2: 171 172	MOV CALL INR	L	GET DATA BYTE TO BE RECORDED OUTPUT REGISTER C TO RECORDER PCINT TO NEXT BYTE
08CD C2C808 08D0 C9	174 175 176	JNZ RET	BR2	:AFTER BLOCK IS COMPLETE
	177;TAPE0 178;			THE BYTE IN REGISTER C TO THE RECORDER, RS A B.C.D.&E ARE ALL USED.
08D1 F3 08D2 D5 08D3 0609 08D5 AF	179 TAPEO: 180 181 182 T01:	DI PUSH MY∎ XRA	D B, 9 A	DAE USED AS COUNTERS BY SUBROUTINE BURST WILL RESULT IN 8 DATA BITS AND ONE STOP BIT CLEAR ACCUMULATOR
08D6 3EC0 08D8 CDF008	183 184	MVII CALL	A, 000H BURST	SET ACCUMULATOR TO CAUSE A TONE BURST
0808 79 0800 1F 0800 4F	185 136 187	MOY FAR MOY	A,C C,H	:MOVE NEXT DATA SIT INTO THE CARRY ::CARRY WILL BECOME SOD ENABLE IN BURST ROUTINE
09DE 3E01 08E0 1F 08E1 1F	198 190	NV∎ RAR RAR	A. 01H	
08E2 CDF008 08E5 AF 08E6 CDF008 08E9 05	191 192 133 134	CHLL XRA CALL DOR	BURST A BURST B	OUTPUT EITHEP A TONE OR H PAUSE CLEAR ACCUMULATOR OUTPUT PAUSE
08EA C20508 BRED 01 08EE FB 08EF C9	195 1 96 197 138	JNZ POP Ei PET	701 D	;REPEAT UNTIL BYTE FINISHED ;RESTORE STATUS AND RETURN
08F0 1610 08F2 30	199 200 BURST 201 BU1:	MVI SIM	D. CYCNO	SET NUMBER OF CYCLES COMPLEMENT SOD LINE IF SOD EMABLE BIT SET
08F3 1E1E 08F5 1D	202 203 BU2:	MVI DCR	E. HALFO	
08F6 C2F508 08F9 EE80 08F8 15	294 295 296	INZ XRI DOR	BU2 8 0 H D	COMPLEMENT SOD DATA BIT IN ACCUMULATOR
08FC C2F208	207 207	JNZ	8U1	:CONTINUE UNTIL BURST (OR EQUIVILENT PAUSE) FINISHED

	I 8080 /8 085 A ERIAL I/0 NOT		0	MODULE	PAGE 6
L00	0BJ	SEQ S	FOURCE 51	TATEMENT	
08FF	c9	208 209 210 : PLAYBK 211 : 212 : 213 :	RET	READING IN MEMOR	OR THE LONG LEADER BURST TO ARRIVE, THEN CONTINUES BYTES FROM THE RECORDER AND STORING THEM BY STARTING PT LOCATION (HL). THE END OF THE CURRENT PAGE ((L)=0FFH) IS REACHED.
0900	ØEFA	214 PLAYEK:		C. LDROHK	
8902	CD3D 0 9	215 PB1:	CALL	BITIN	TO VERIFY THAT THE LEAMP IS PRESENT
	D20009	216		PLAYBK	: \ AND ELECTRONICS HAS STABILIZED
<i>99</i> 08		217	DCR	C	
	C20209	218	JNZ	PB1	
	CD1509	219 PB2:	CALL		GET DATE EYTE FROM RECORDER
090F 0910		228	MOV INR	M, C L	STORE IN MEMORY INCREMENT POINTER
	20 C20C09	221 222	JNZ	_	REPEAT FUR REST OF CURRENT PAGE
0914		223	RET	102	TARREST ON NEOT OF CONNENT FINGE
332,		224			
		225 TAPEIN	CASSETT	E TAPE IN	IPUT SUBROUTINE. READS ONE BYTE OF DATA
		226 :			R INTERFACE AND RETURNS WITH THE BYTE IN REGISTER C
0915	0609	227 TAPEIN			READ EIGHT DATA BITS
9917	1600	228 TI1:	MVI	D. 00H	CLEAR UP/DOWN COUNTER
0919		229 TI2:	DCR	D	:DECREMENT COUNTER EACH TIME ONE LEVEL IS READ
	CD3D 09	230	CALL	BITIN	
	DA1909	231	JC	T12	REPEAT IF STILL AT ONE LEVEL
	CD3D09	373 377	CALL	PITIH	
0925 0926	DA1909	234 TI3:	JC INR	T12 D	; INCREMENT COUNTER EACH TIME ZERO IS READ
	CD3D 09		CALL	D BITIN	THEACHER COUNTER CHEN THE ZERO TO REHD
	D22609	235 236	JNC	TI;	; REPEAT EACH TIE ZERO IS READ
	CD3D09	237	CALL	BITIN	
0930	D22609	238	JNS	TI3	
09 33		23 9	MOV	₽.Đ	
0934	17	240	RAL		:MOVE COUNTER MOST SIGNIFICANT BIT INTO CARRY
0935		241	MOV	A, C	
0936		242	FAR		, MOVE DATA BIT RECIEWED (CY) INTO BYTE REGISTER
0937 0070		243	MOV DCR	C/A 8	
9938 9979	00 0217 9 9	2 44 245	JNZ	TI1	REPERT UNTIL FULL BYTE ASSEMBLED
893 0		246	RET	111	THE ENT ON THE POLE DITE ACCEMBLED
0 -2-3	A-1	247			
093 0	1E16	248 BITIN:	MVI	E, CKRATI	
093F	10	249 BI1:	DOR	Ε	
0940	C23F09	250	JNZ		/LIMIT INPUT SAMPLING RATE
0943		251	RIM		SAMPLE SID LINE
0944		252	RAL		; MOVE DATA INTO CY BIT
8945	09	253 254	RET		
		254 255	END		
		ليفيع			

ISIS-II 8080/8085 ASSEMBLER, V1.0 MODULE 8085 SERIAL I/O NOTE APPENDIX

PAGE 7

EXTERNAL SYMBOLS

USER SYMBOLS						
BI1 A 093F	BITIN A 093D	BITSI A 0009	BITSO A 000B	BITTIM A 2008	BLKRCD A 0889	BR1 A 08BD
BR2 A 0808	BRI1 A 081F	BRI3 A 0827	BRI4 A 0829	BRID A 081A	BU1 A 08F2	BU2 A 08F5
BURST A 08F0	CI1 A 088E	CI2 A 0896	CI3 A 089E	CI4 A 08A1	CIS A 08B6	CIN A 088A
CKRATE A 0016	001 A 086F	002 A Ø876	COUT A 0869	CRT1 A 0803	Crttst a 0800	CYCNO A 0010
ECHO A 0800	HALFBI A 200A	HALFCY A 001E	LDRCHK A 00FA	LEADER A 00FA	PB1 A 0902	PB2 A 090C
PLAYBK A 0900	51 A 084A	SIGNON A 0847	STRNG A 0855	TAPEIN A 0915	TAPEO A 08D1	TI1 A 0917
TI2 A 0919	TI3 A 0926	TO1 A 0805				

ASSEMBLY COMPLETE, NO ERROR(S)

249#	250							
		232	235	237	248#			
	60	100	129					
170#								
45#								
49#	55							
50#	51							
28	42#	44						
201#	207							
203#	204							
165	169	184	191	19 3	200#			
121#	123							
125#	126	128						
129#	142							
130#	131	133						
137	143#							
30	118#							
	248							
	110							
		194						
35	81	92#						
	33							
	200							
		124						
		233						
	215 16# 15# 163# 165# 170# 45# 49# 28 201# 203# 165 # 125# 125# 125# 130#	215	215 230 232 16# 120 15# 95 13# 60 100 163# 165# 167 173 45# 47 49# 55 56# 51 28 42# 44 201# 207 203# 204 165 169 184 121# 123 125# 128 129# 142 133 137 143# 30 118# 155# 248 97# 110 104 35 24 92# 26# 33 25# 160 104 35 21 92# 36 14# 71 124 154# 202 157# 214 156# 163 215# 218 215# 218 215# 218 215# 218 222 214# 216 77# 83 29 76# 76 85# 219 227# 171 179# 228# 245 229# 231 233 234# 236 238	215 230 232 235 16# 129 15# 95 13# 60 100 129 163# 167 173 45# 47 179# 173 45# 47 49# 55 50# 51 28 42# 44 201# 207 203# 204 191 121# 123 125# 126 128 129# 124 191 121# 123 123 127 143# 133 137 143# 36 118# 155# 248 97# 110 104 35 81 92# 26# 33 25# 153# 200 30# 36 14# 71 124 154# 202 157# 214 156# 163 215# 218 219# 222 214# 216 77# 83 29 76# 76 85# 219 227# 171 179# 228# 245 229# 231 233 234# 236 238	215 230 232 235 227 16# 129 15# 95 95 95 95 95 95 95 96 97 96 96 97 96 97	215	215	215

20

CROSS REFERENCE COMPLETE

Related Intel Publications

"8085 Microcomputer Systems User's Manual"
"8080/8085 Assembly Language Programming Manual"

The material in this Application Note is for informational purposes only and is subject to change without notice. Intel Corporation has made an effort to verify that the material in this document is correct. However, Intel Corporation does not assume any responsibility for errors that may appear in this document.

The following are trademarks of Intel Corporation and may be used only to describe Intel Products:

MCS SDK-85 ICE-85